

Product: DD58Axxxx

Location: G:\Engineering\SPECsheets\DD58

The product features include:

- Capacities supported: 32 MB, 64 MB, 96 MB, 128 MB, 192 MB, 256 MB, 384 MB, 512 MB, 640 MB
- ATA/IDE standard interface
 - 512 Bytes per sector
 - ATA command set compatible
 - Selectable Master/Slave Operation
 - Support Data Transfer Speed up to PIO Mode-4
- Performance-optimized ATA Controller
 - Translates Standard ATA signals into Flash Media data and controls
- Internal Direct Memory Access (DMA)
 - Instant data transfer from buffer to memory
 - Increased data transfer rate
- SRAM Buffer
 - Optimizes the data writes to Flash
- Embedded Flash File System
 - Translates host side signals into flash media Writes and Reads
 - Provides dynamic flash media wear leveling
 - Keeps track of data file structure
- Power Management Unit (PMU)
 - Controls power consumption
 - Extends product battery life
- Supports 3.3-Volt and 5-Volt operation (Auto Switching)
- Low Power Consumption
 - Active Mode: 35 mA/55 mA (3.3V/5V)(typical)
 - Sleep Mode: 100 μ A/150 μ A (3.3 V/5 V)(typical)
- Controller Overhead – Command to DRQ
 - Less than 0.5 ms
- Start up Times
 - Sleep to Read: 200 ns
 - Sleep to Write: 200 ns
 - Reset to Ready: 50 ms typical, 400 ms max.
- Built in ECC provides the following error immunity for each 512 Byte block of data
 - Corrects 3 random 12 Bit Errors
 - Corrects single bursts up to 25 bits
 - Detects single bursts up to up to 61 Bits and double bursts up to 15 Bits.
 - Detects up to six random 12 Bit errors
- Host Interface: 8 or 16 Bits



TABLE OF CONTENTS

PRODUCT DESCRIPTION..... 5

1.0 GENERAL DESCRIPTION 7

1.1 Performance-optimized ATA Controller 7

1.1.1 Microcontroller Unit (MCU)..... 7

1.1.2 Internal Direct Memory Access (DMA)..... 7

1.1.3 Power Management Unit (PMU) 7

1.1.4 SRAM Buffer..... 7

1.1.5 Embedded Flash File System 7

1.1.6 Error Correction Code (ECC) 8

1.1.7 Multi-tasking Technology 8

Multi-tasking technology enables fast sustained write performance by allowing concurrent Read, Program, and Erase operations to multiple flash media devices..... 8

1.2 WRITE-PROTECT MODE..... 8

Figure 1-2: SW2 Write Protect Setting..... 9

1.3 The ATA-Disk Module Capacity Specification..... 9

TABLE 1-1 ATA-DISK MODULE CAPACITY SPECIFICATION..... 9

2.0 ELECTRICAL INTERFACE 10

2.1 Pin Assignment and Pin Type10

2.2 Electrical Description10

Figure 2-1 Diagram of the power cable for the ADM14

2.3 I/O Transfer Function15

2.3.1 I/O Function15

3.0 SOFTWARE INTERFACE 16

3.1 ATA-Disk Chip Drive Register Set Definitions and Protocol16

3.1.1 ATA-Disk Chip Addressing.....16

3.1.2 ATA-Disk Chip Registers.....16

3.1.2.1 Data Register16

3.1.2.2 Error Register (Read Only) (See Table 3-1 for register addressing).....16

3.1.2.3 Feature Register (Write Only) (See Table 3-1 for register addressing).....17

3.1.2.4 Sector Count Register17

3.1.2.5 Sector Number (LBA 7-0) Register (See Table 3-1 for register addressing)17

3.1.2.6 Cylinder Low (LBA 15-8) Register (See Table 3-1 for register addressing).....17

3.1.2.7 Cylinder High (LBA 23-16) Register (See Table 3-1 for register addressing)17

3.1.2.8 Drive/Head (LBA 27-24) Register (See Table 3-1 for register addressing).....17

3.1.2.9 Status and Alternate Status Registers (Read Only) (See Table 3-1 for register addressing).....18

3.1.2.10 Device Control Register (Write Only) (See Table 3-1 for register addressing)18

3.1.2.11 Drive Address Register (Read Only)19

3.1.2.12 Command Register (Write Only) (See Table 3-1 for register addressing)19



3.2 ATA-Disk Chip Command Description	20
3.2.1 ATA-Disk Chip Command Set.....	20
3.2.1.1 Check- Power- Mode - 98H or E5H.....	21
3.2.1.2 Execute -Drive -Diagnostic - 90H	21
3.2.1.3 Format - Track - 50H	22
3.2.1.4 Identify- Drive - ECH.....	22
3.2.1.4.1 General Configuration	24
3.2.1.4.2 Default Number of Cylinders	24
3.2.1.4.3 Default Number of Heads.....	24
3.2.1.4.4 Default Number of Sectors per Track	24
3.2.1.4.5 Number of Sectors	24
3.2.1.4.6 Memory Serial Number	24
3.2.1.4.7 Buffer Type.....	24
3.2.1.4.8 Buffer Size.....	24
3.2.1.4.9 ECC Count	24
3.2.1.4.10 Firmware Revision	24
3.2.1.4.11 Model Number.....	24
3.2.1.4.12 Read/Write Multiple Sector Count.....	24
3.2.1.4.13 Capabilities.....	24
3.2.1.4.14 PIO Data Transfer Cycle Timing Mode.....	25
3.2.1.4.15 Translation Parameters Valid.....	25
3.2.1.4.16 Current Number of Cylinders, Heads, Sectors/Track	25
3.2.1.4.17 Current Capacity	25
3.2.1.4.18 Multiple Sector Setting	25
3.2.1.4.19 Total Sectors Addressable in LBA Mode	25
3.2.1.4.20 Advanced PIO Data Transfer Mode.....	25
3.2.1.4.21 Minimum PIO Transfer Cycle Time Without Flow Control	25
3.2.1.4.22 Minimum PIO Transfer Cycle Time with IORDY.....	25
3.2.1.5 Idle - 97H or E3H.....	26
3.2.1.6 Idle- Immediate - 95H or E1H.....	26
3.2.1.7 Initialize- Drive - Parameters - 91H.....	26
3.2.1.8 Read- Buffer - E4H	27
3.2.1.9 Read - Multiple - C4H	27
3.2.1.10 Read –Long- Sector - 22H or 23H.....	28
3.2.1.11 Read Sectors - 20H or 21H	28
3.2.1.12 Read Verify Sector(s) - 40H or 41H.....	29
3.2.1.13 Recalibrate - 1XH	29
3.2.1.14 Seek - 7XH.....	29
3.2.1.15 Set- Features - EFH.....	30
TABLE 3-6: Transfer Mode Values.....	30
1. Mode = transfer mode number, all other values are not valid	3.2.1.16 Set –Multiple- Mode - C6H 30
3.2.1.16 Set –Multiple- Mode - C6H	31
3.2.1.17 Set –Sleep- Mode - 99H or E6H.....	31
3.2.1.18 Standby - 96H or E2H.....	31
3.2.1.19 Standby -Immediate - 94H or E0H.....	31
3.2.1.20 Write Buffer - E8H.....	32
3.2.1.21 Write Long - Sector - 32H or 33H	32
3.2.1.22 Write Multiple Command - C5H.....	32
3.2.1.23 Write -Sector(s) - 30H or 31H.....	33
3.2.1.24 Write- Verify - 3CH.....	34
3.2.2 Error Posting	35



- 4.0 APPENDIX..... 36**
- 4.1 Differences between ATA-Disk Module and ATA/ATAPI-5 Specifications.....36**
- 4.1.1 Electrical Differences.....36
 - 4.1.1.1 TTL Compatibility.....36
 - 4.1.1.2 Pull Up Resistor Input Leakage Current36
- 4.1.2 Functional Differences.....36
 - 4.1.2.1 Idle Timer36
 - 4.1.2.2 Recovery from Sleep Mode36

- 5.0 Electrical Specification.....37**
- 5.1 Input Leakage Current.....38
- 5.2 Input Characteristics.....39
 - Table 5-6 Input Characteristics of DD58Axxxx.....39
- 5.3 Output Characteristics.....39
- 5.5 I/O Input (Read) Timing Specification40
- 5.6 I/O Output (Write) Timing Specification.....41

- FIGURE 5-3: AC INPUT/OUTPUT REFERENCE WAVEFORMS 5.0 PHYSICAL DIMENSIONS 41**

- 5.0 PHYSICAL DIMENSIONS 42**

- 6.0 PRODUCT ORDERING INFORMATION..... 46**



Delkin Devices

ATA-Disk Module

DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

FEATURES:

- **ATA/IDE standard interface**
 - 512 Bytes per sector
 - ATA command set compatible
 - Selectable Master/Slave Operation
 - Support Data Transfer Speed up to PIO Mode-4
- **Capacities**
 - **32, 64, 96, 128, 192, 256, 384, 512 and 640 Mbytes**
- **Sustained Read Performance**
 - Up to 5.0 MB/sec (Max.)
- **Sustained Write Performance**
 - Up to 1.4 MB/sec (max.)
- **Single Voltage Read and Write Operation**
 - 3.3 V or 5.0 V (Auto Switching)
- **Low Power Consumption**
 - Active mode: 40 mA/60 mA (3.3V/5.0V) (typical)
 - Sleep mode: 100 µA/150 µA (3.3V/5.0V) (typical)
- **Expanded Security Protection**
 - WP# pin configurable by firmware
- **Factory-Programmed, 20-Byte Unique ID number**
- **Controller Overhead Command to DRQ**
 - Less than 0.5 ms (max.)
- **Zero Power Data Retention**
 - Batteries not required for data storage
- **Start Up Time**
 - Sleep to read: 200 ns (typical)
 - Sleep to write: 200 ns (typical)
- **Temperature Range**
 - 0°C to +70°C for Operating Commercial
 - -50°C to +100°C for non-Operating (storage)
- **Rugged and Reliable**
 - Built-in ECC support corrects up to 3 random 12-bit symbols of error per 512 Byte sector
- **Intelligent ATA/IDE Controller**
 - Built-in microcontroller with intelligent firmware
- **Built-in Embedded Flash File System**
 - implements wear-leveling algorithms to substantially increase longevity of flash media
- **Power Management Unit**
- **Standard Female IDE Connector**
 - 40-pin and 44-pin

PRODUCT DESCRIPTION

The ATA-Disk Module (ADM) is a low cost, high performance, embedded flash memory data storage system. This product is well suited for solid state mass storage applications offering new and expanded functionality while enabling cost-effective designs.

The ADM is a solid state disk drive that is designed to replace a conventional IDE hard disk drive, and can be plugged into a standard IDE connector commonly found in desktop or portable PC systems.

ADM has a built-in microcontroller and file management firmware that communicates with ATA standard interfaces; therefore, the ADM does not require additional or proprietary host software such as Flash File System (FFS) and Memory Technology Driver (MTD) software.



Delkin Devices

ATA-Disk Module

DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

The ADM is designed to work at either 5V or 3.3V and is available in 32 to 640 MByte capacities. It uses a standard ATA driver that is part of all major operating systems such as Windows 95/98/2000/NT/CE/XP, MAC, and UNIX.

All signals, except WP#, are in compliance with the ATA specifications. WP# is used to write protect the information stored on the ADM. The WP# is connected to ground through a user selectable switch located on the ADM. When SW2 is switched on, the ADM is write protected to prohibit any inadvertent writes.

Every ADM comes with a factory-programmed, 20-Byte long, unique identification number for extended data protection. This feature prevents unauthorized duplication by allowing encryption of customer data.

The ADM integrates a standard 40- or 44-pin female connector for easy and cost effective mounting on top of a standard IDE male connector commonly found on the system motherboards. ADM also offers user selectable Master/Slave operation through SW1.



DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

1.0 GENERAL DESCRIPTION

The ATA-Disk Module (ADM) contains a controller, embedded firmware, and Flash Media with a 40-pin or 44-pin female connector. Refer to Figure 1-1 for the ADM block diagram. The controller interfaces with the host system allowing data to be written to and read from the Flash Media.

1.1 Performance-optimized ATA Controller

The heart of the ADM is the ATA controller which translates standard ATA signals into Flash Media data and controls. The ADM contains a proprietary ATA controller specifically designed to attain high data throughput from host to flash. The following components contribute to the ATA controller's performance.

1.1.1 Microcontroller Unit (MCU)

The MCU translates ATA commands into data and control signals required for flash memory operation.

1.1.2 Internal Direct Memory Access (DMA)

The ATA controller inside the ADM uses DMA allowing instant data transfer from buffer to memory. This implementation eliminates microcontroller overhead associated with traditional, firmware based, memory control, increasing data transfer rate.

1.1.3 Power Management Unit (PMU)

The PMU controls the power consumption of the ADM. The PMU dramatically extends product battery life by putting the part of the circuitry that is not in operation into sleep mode.

1.1.4 SRAM Buffer

A key contributor to the ATA controller performance is an SRAM buffer. The buffer optimizes the data writes to Flash.

1.1.5 Embedded Flash File System

The Embedded Flash File System is an integral part of the ATM controller. It contains MCU Firmware that performs the following tasks:

1. Translates host side signals into flash media Writes and Reads.
2. Provides dynamic flash media wear leveling to spread the Flash writes across all unused memory address space to increase the longevity of flash media.
3. Keeps track of data file structures.

1.1.6 Error Correction Code (ECC)

The ATA controller utilizes 72-bit Reed-Solomon Error Detection Code (EDC) and Error Correction Code (ECC), which provides following error immunity for each 512-Byte block of data:

1. Corrects up to three random 12-bit symbol errors
2. Corrects single bursts up to 25 bits
3. Detects single bursts up to 61 bits and double bursts up to 15 bits
4. Detects up to six random 12-bit symbol errors

1.1.7 Multi-tasking Technology

Multi-tasking technology enables fast sustained write performance by allowing concurrent Read, Program, and Erase operations to multiple flash media devices.



Delkin Devices
DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

ATA-Disk Module





FIGURE 1-1: SST ATA-DISK MODULE BLOCK DIAGRAM

1.2 WRITE-PROTECT MODE

The ADM write protect mode can be enabled by setting SW2 to the ON position. Please see Figure 2-1 for switch settings.

When the device is configured in the Write-Protect mode, the ADM offers extended data protection. This feature can protect the stored data from inadvertent system writes or erases, and viruses. The Write-Protect feature protects the full address space of the flash media.

In the Write-Protect mode, the ADM is protected from the following destructive commands: Format-Track, Write-Buffer, Write-Long-Sector, Write-Multiple, Write-Sector(s), or Write-Verify. This will force the ADM to reject any destructive commands from the ATA interface. All destructive commands will return 51H in the Status register and 04H in the Error register signifying an invalid command. All non destructive commands will be executed normally.



Switch Settings	ATA-Disk Module
SW1 ON	Module is Master
SW1 OFF	Module is Slave
SW2 ON	Module is Write Protected
SW2 OFF	Module is NOT Write Protected

Figure 1-2: SW2 Write Protect Setting



Delkin Devices**ATA-Disk Module****DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640****1.3 The ATA-Disk Module Capacity Specification**

The DD58Axxxx ATA-Disk Module product family is available in 32 to 640 MByte capacities. The following table shows the specific capacity, default number of cylinder heads, sectors and cylinders for each product line.

Model Number	Density	Total Bytes	Cylinders	Heads	Sectors
DD58Ax032	32 MB	32,047,104	489	4	32
DD58Ax064	64 MB	64,028,672	977	4	32
DD58Ax096	96 MB	96,075,776	733	8	32
DD58Ax128	128 MB	128,057,344	977	8	32
DD58Ax192	192 MB	192,151,552	733	16	32
DD58Ax256	256 MB	256,901,120	980	16	32
DD58Ax384	384 MB	384,491,520	745	16	63
DD58Ax512	512 MB	512,483,328	993	16	63
DD58Ax640	640 MB	640,475,138	1241	16	63

TABLE 1-1 ATA-DISK MODULE CAPACITY SPECIFICATION**2.0 ELECTRICAL INTERFACE****2.1 Pin Assignment and Pin Type**

The signal/pin assignments are listed in Tables 2-1 and 2-2. Active low signals have a “#” suffix. Pin types are Input, Output or Input/Output.

2.2 Electrical Description

The ADM functions in ATA Mode, which is compatible with IDE hard disk drives. Table 2-3 describes the I/O signals. Signals whose source is the host are designated as inputs while signals that the ADM sources are outputs. All outputs from the ADM are totem pole except the data bus signals which are in the bi-directional tri-state. Refer to Table 2-3 for definitions of Input and Output types.

TABLE 2-1: 44-PIN PIN ASSIGNMENT

Pin No.	Signal Name	Pin Type	I/O Type ¹
1	RESET#	I	I3U
2	GND	-	Ground
3	D7	I/O	I1D, O2
4	D8	I/O	I1D, O2
5	D6	I/O	I1D, O2
6	D9	I/O	I1D, O2
7	D5	I/O	I1D, O2
8	D10	I/O	I1D, O2
9	D4	I/O	I1D, O2
10	D11	I/O	I1D, O2
11	D3	I/O	I1D, O2
12	D12	I/O	I1D, O2
13	D2	I/O	I1D, O2
14	D13	I/O	I1D, O2
15	D1	I/O	I1D, O2
16	D14	I/O	I1D, O2
17	D0	I/O	I1D, O2
18	D15	I/O	I1D, O2
19	GND	-	Ground
20	NC	-	-
21	NC	-	-
22	GND	-	Ground
23	IOWR#	I	I2U



24	GND	-	Ground
25	IORD#	I	I2U
26	GND	-	Ground
27	NC	-	-
28	NC	-	-
29	NC	-	-
30	NC	-	-
31	INTRQ	O	O1
32	IOCS16#	O	O2
33	A1	I	I1D
34	PDIAG#	I/O	I1U, O1
35	AD	I	I1D
36	A2	I	I1D
37	CS1FX#	I	I2U
38	CS3FX#	I	I2U
39	DASP#	I/O	I1U, O1
40	GND	-	Ground
41	V _{cc}	-	Power
42	V _{cc}	-	Power
43	GND	-	Ground
44	NC	-	-

T2-1.6 519

1. Please refer to Sections 5.3 to 5.4 for details.
2. Pin 28 is CSEL in standard host 40-pin IDE interface. Master/Slave setting is selected through SW1.

TABLE 2-2: 40-PIN PIN ASSIGNMENT

Pin No.	Signal Name	Pin Type	I/O Type ¹
1	RESET#	I	I3U
2	GND	-	Ground
3	D7	I/O	I1D, O2
4	D8	I/O	I1D, O2
5	D6	I/O	I1D, O2
6	D9	I/O	I1D, O2
7	D5	I/O	I1D, O2
8	D10	I/O	I1D, O2
9	D4	I/O	I1D, O2
10	D11	I/O	I1D, O2
11	D3	I/O	I1D, O2
12	D12	I/O	I1D, O2
13	D2	I/O	I1D, O2
14	D13	I/O	I1D, O2
15	D1	I/O	I1D, O2
16	D14	I/O	I1D, O2
17	D0	I/O	I1D, O2
18	D15	I/O	I1D, O2
19	GND	-	Ground
20	NC	-	-
21	NC	-	-
22	GND	-	Ground
23	IOWR#	I	I2U
24	GND	-	Ground
25	IORD#	I	I2U
26	GND	-	Ground
27	NC	-	-
28	NC ³	-	-
29	NC	-	-
30	NC	-	-
31	INTRQ	O	O1



32	IOCS16#	O	O2
33	A1	I	I1D
34	PDIAG#	I/O	I1U, O1
35	AD	I	I1D
36	A2	I	I1D
37	CS1FX#	I	I2U
38	CS3FX#	I	I2U
39	DASP#	I/O	I1U, O1
40	GND	-	Ground

T2-2.6 519

1. Please refer to Sections 5.3 to 5.4 for details.
2. Pin 28 is CSEL in standard host 40-pin IDE interface. Master/Slave setting is selected through SW1.

TABLE 2-3: Signal Description

Symbol	Type ¹	Pin	Name and Functions
A2 - A0	I	33, 34, 35	A[2:0] are used to select the one of eight registers in the Task File.
D15 - D0	I/O	18, 16, 14, 12, 10, 8, 6, 4, 3, 5, 7, 8, 11, 13, 15, 17	Data bus
CS1FX#, CS3FX#	I	37, 38	CS1FX# is the chip select for the task file registers while CS3FX# is used to select the Alternate Status register and the Device Control register.
IOR#	I	25	This is an I/O Read strobe generated by the host. This signal gates I/O data onto the bus from the chip.
IOW#	I	23	The I/O Write strobe pulse is used to clock I/O data into the chip.
IOCS16#	O	32	This output signal is asserted low when this device is expecting a word data transfer cycle.
INTRQ	O	31	Signal is the active high Interrupt Request to the host.
PDIAG#	I/O	34	This input/output is the Pass Diagnostic signal in the Master/Slave handshake protocol.
DASP#	I/O	39	This input/output is the Disk Active/Slave present signal in the Master/Slave handshake protocol.
RESET#	I	1	This input pin is the active low hardware reset from the host.
NC	-	20, 21, 27, 28, 29, 44	Not connected, must be left unconnected.
NC	- / I	30	Not connected, must be left unconnected.
GND	-	2, 19, 22, 24, 26, 40, 43 ²	Ground
V _{CC}	-	41 ² , 42 ²	Power

T2-3.6 519

1. Please refer to Sections 5.3 to 5.4 for detail
2. Only available with the 44-pin connector module

For the 40-pin ATA-Disk Module, power is supplied through the external power connector P2 provided on the 40-pin ADM. The power cable is included with a 40-pin ADM device.


For detailed information on the power cable specification, please refer to Figure 2-1 for information.



Delkin Devices
DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

ATA-Disk Module

Figure 2-1 Diagram of the power cable for the ADM
Note: only used on DD58 series with 40 pin connector.



2.3 I/O Transfer Function

2.3.1 I/O Function

ADM permits 8-bit data access if the user issues a Set Feature command to enable 8-bit mode. The following table defines the function of various operations.

TABLE 2-7: I/O FUNCTION

Function Code	CS3FX#	CS1FX#	A0-A2	IORD#	IOWR#	D15-D8	D7-D0
Invalid Mode	V _{IL}	V _{IL}	X ₁	X	X	Undefined	Undefined
Standby Mode	V _{IH}	V _{IH}	X	X	X	High Z	High Z
Task File Write	V _{IH}	V _{IL}	1-7H	V _{IH}	V _{IL}	X	Data In
Task File Read	V _{IH}	V _{IL}	1-7H	V _{IL}	V _{IH}	High Z	Data Out
Data Register Write	V _{IH}	V _{IL}	0	V _{IH}	V _{IL}	In ²	In
Data Register Read	V _{IH}	V _{IL}	0	V _{IL}	V _{IH}	Out ²	Out
Control Register Write	V _{IL}	V _{IH}	6H	V _{IH}	V _{IL}	X	Control In
Alt Status Read	V _{IL}	V _{IH}	6H	V _{IL}	V _{IH}	High Z	Status Out
Drive Address	V _{IL}	V _{IH}	7H	V _{IL}	V _{IH}	High Z	Data Out

T2-8.1 391

1. X can be V_{IL} or V_{IH}, but no other value.
2. If 8-bit data transfer mode is enabled
 In 8-bit data transfer mode, the High Byte is undefined for Data Out; it can be V_{IL} or V_{IH}, but no other value, for Data In.

3.0 SOFTWARE INTERFACE

3.1 ATA-Disk Chip Drive Register Set Definitions and Protocol

3.1.1 ATA-Disk Chip Addressing

The I/O decoding for an ADM is as follows:

TABLE 3-1: TASK REGISTERS

CS3FX#	CS1FX#	A2	A1	A0	IORD# = 0	IOWR# = 0
1	0	0	0	0	RD Data	WR Data
1	0	0	0	1	Error	Feature
1	0	0	1	0	Sector Count	Sector Count
1	0	0	1	1	Sector No.	Sector No.



1	0	1	0	0	Cylinder Low	Cylinder Low
1	0	1	0	1	Cylinder High	Cylinder High
1	0	1	1	0	Select Card/Head	Select Card/Head
1	0	1	1	1	Status	Command
0	1	1	1	0	Alt Status	Device Control
0	1	1	1	1	Drive Address	Reserved

T3-1.0 519

3.1.2 ATA-Disk Chip Registers

The following section describes the hardware registers used by the host software to issue commands to the ADM. These registers are often collectively referred to as the “Task File registers.”

3.1.2.1 DATA REGISTER

This 16-bit register is used to transfer data blocks between the device data buffer and the host. It is also the register through which sector information is transferred on a Format Track command. Data transfer can be performed in PIO mode.

3.1.2.2 ERROR REGISTER (READ ONLY) (SEE TABLE 3-1 FOR REGISTER ADDRESSING)

This register contains additional information about the source of an error when an error is indicated in bit 0 of the Status register. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0	Reset Value
BBK	UNC	0	IDNF	0	ABRT	0	AMNF	000001b

BBBK	This bit is set when a Bad Block is detected.
UNC	This bit is set when an Uncorrectable Error is encountered.
IDNF	The requested sector ID is in error or cannot be found.
ABRT	This bit is set if the command has been aborted because of an ADM status condition: (Not Ready, Write Fault, etc.) or when an invalid command has been issued.
AMNF	This bit is set in case of a general error.

3.1.2.3 FEATURE REGISTER (WRITE ONLY) (SEE TABLE 3-1 FOR REGISTER ADDRESSING)

This register provides information regarding features of the ADM that the host can utilize.

3.1.2.4 SECTOR COUNT REGISTER

This register contains the numbers of sectors of data requested to be transferred on a Read or Write operation between the host and the ADM. If the value in this register is zero, a count of 256 sectors is specified. If the command was successful, this register is zero at command completion. If not successfully completed, the register contains the number of sectors that need to be transferred in order to complete the request.

3.1.2.5 SECTOR NUMBER (LBA 7-0) REGISTER (SEE TABLE 3-1 FOR REGISTER ADDRESSING)

This register contains the starting sector number or bits 7-0 of the Logical Block Address (LBA) for any ADM data access for the subsequent command.

3.1.2.6 CYLINDER LOW (LBA 15-8) REGISTER (SEE TABLE 3-1 FOR REGISTER ADDRESSING)

This register contains the low order 8 bits of the starting cylinder address or bits 15-8 of the Logical Block Address.

3.1.2.7 CYLINDER HIGH (LBA 23-16) REGISTER (SEE TABLE 3-1 FOR REGISTER ADDRESSING)

This register contains the high order bits of the starting cylinder address or bits 23-16 of the Logical Block Address.



Delkin Devices**ATA-Disk Module****DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640****3.1.2.8 DRIVE/HEAD (LBA 27-24) REGISTER (SEE TABLE 3-1 FOR REGISTER ADDRESSING)**

The Drive/Head register is used to select the drive and head. It is also used to select LBA addressing instead of cylinder/head/sector addressing. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0	Reset Value
1	LBA	1	DRV	HS3	HS2	HS1	HS0	1010 0000b

LBA LBA is a flag to select either Cylinder/Head/Sector (CHS) or Logical Block Address mode (LBA). When LBA=0, Cylinder/Head/Sector mode is selected. When LBA=1, Logical Block Address is selected. In Logical Block mode, the Logical Block Address is interpreted as follows:

LBA7-LBA0: Sector Number register D7-D0
 LBA15-LBA8: Cylinder Low register D7-D0
 LBA23-LBA16: Cylinder High register D7-D0
 LBA27-LBA24: Drive/Head register bits HS3-HS0

DRV DRV is the drive number. When DRV=0 (Master), Master is selected. When DRV=1(Slave), Slave is selected.

HS3 When operating in the Cylinder, Head, Sector mode, this is bit 3 of the head number. It is Bit 27 in the Logical Block Address mode.

HS2 When operating in the Cylinder, Head, Sector mode, this is bit 2 of the head number. It is Bit 26 in the Logical Block Address mode.

HS1 When operating in the Cylinder, Head, Sector mode, this is bit 1 of the head number. It is Bit 25 in the Logical Block Address mode.

HS0 When operating in the Cylinder, Head, Sector mode, this is bit 0 of the head number. It is Bit 24 in the Logical Block Address mode.

3.1.2.9 STATUS AND ALTERNATE STATUS REGISTERS (READ ONLY) (SEE TABLE 3-1 FOR REGISTER ADDRESSING)

These registers return the ADM status when read by the host. Reading the Status register clears a pending interrupt, while reading the Auxiliary Status register does not. The meaning of the status bits are described as follows:

D7	D6	D5	D4	D3	D2	D1	D0	Reset Value
BUSY	RDY	DWF	DSC	DRQ	CORR	0	ERR	1000 0000b

BUSY The busy bit is set when the ADM has access to the command buffer and registers and the host is locked out from accessing the command register and buffer. No other bits in this register are valid when this bit is set to a 1.

RDY RDY indicates whether the device is capable of performing ADM operations. This bit is cleared at power up and remains cleared until the ADM is ready to accept a command.

DWF This bit, if set, indicates a write fault has occurred.

DSC This bit is set when the ADM is ready.

DRQ The Data Request is set when the ADM requires that information be transferred either to or from the host through the Data register.

CORR This bit is set when a Correctable data error has been encountered and the data has been corrected. This condition does not terminate a multi-sector Read operation.

ERR This bit is set when the previous command has ended in some type of error. The bits in the Error register contain additional information describing the error. It is recommended that media access commands (such as Read Sectors and Write Sectors) that end with an error condition should have the address of the first sector in error in the command block registers.



Delkin Devices
DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640
ATA-Disk Module
3.1.2.10 DEVICE CONTROL REGISTER (WRITE ONLY) (SEE TABLE 3-1 FOR REGISTER ADDRESSING)

This register is used to control the ADM interrupt request and to issue a software Reset. This register can be written to even if the device is busy. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0	Reset Value
X	X	X	X	1	SW Rst	IEn	0	0000 1010b

- SW Rst This bit is set to 1 in order to force the ADM to perform a software Reset operation. The chip remains in Reset until this bit is reset to '0.'
- IEn 0: The Interrupt Enable bit enables interrupts..
 1: I Interrupts from the ADM are disabled.
 This bit is set to 1 at power on and Reset.

3.1.2.11 DRIVE ADDRESS REGISTER (READ ONLY)

This register contains the inverted drive select and head select addresses of the currently selected drive. The bits in this register are as follows:

D7	D6	D5	D4	D3	D2	D1	D0	Reset Value
X	WTG	HS3	HS2	HS1	HS0	DS1	DS0	X111 1110b

- WTG This bit is 0 when a Write operation is in progress, otherwise, it is 1.
- HS3 This bit is the negation of bit 3 in the Drive/Head register.
- HS2 This bit is the negation of bit 2 in the Drive/Head register.
- HS1 This bit is the negation of bit 1 in the Drive/Head register.
- HS0) This bit is the negation of bit 0 in the Drive/Head register.
- DS1 This bit is 0 when drive 1 is active and selected.
- DS0 This bit is 0 when drive 0 is active and selected.

3.1.2.12 COMMAND REGISTER (WRITE ONLY) (SEE TABLE 3-1 FOR REGISTER ADDRESSING)

This register contains the command code being sent to the drive. Command execution begins immediately after this register is written. The executable commands, the command codes, and the necessary parameters for each command are listed in Table 3-2.



Delkin Devices

ATA-Disk Module

DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

3.2 ATA-Disk Chip Command Description

This section defines the software requirements and the format of the commands the host sends to the ADM. Commands are issued to the ADM by loading the required registers in the command block with the supplied parameters, and then writing the command code to the Command register. The manner in which a command is accepted varies. There are three classes (see Table 3-2) of command acceptance, all dependent on the host not issuing commands unless the ADM is not busy (BSY=0).

3.2.1 ATA-Disk Chip Command Set

Table 3-2 summarizes the ADM command set with the paragraphs that follow describing the individual commands and the task file for each.

TABLE 3-2: ATA-DISK CHIP COMMAND SET

Class	Command	Code	FR ₁	SC ₂	SN ₃	CY ₄	DH ₅	LBA ₆
1	Check Power Mode	E5H or 98H	-	-	-	-	D ₈	-
1	Execute Drive Diagnostic	90H	-	-	-	-	D	-
2	Format Track	50H	-	Y ₇	-	Y	Y ₈	Y
1	Identify Drive	ECH	-	-	-	-	D	-
1	Idle	E3H or 97H	-	Y	-	-	D	-
1	Idle Immediate	E1H or 95H	-	-	-	-	D	-
1	Initialize Drive Parameters	91H	-	Y	-	-	Y	-
1	Read Buffer	E4H	-	-	-	-	D	-
1	Read Long Sector	22H or 23H	-	-	Y	Y	Y	Y
1	Read Multiple	C4H	-	Y	Y	Y	Y	Y
1	Read Sector(s)	20H or 21H	-	Y	Y	Y	Y	Y
1	Read Verify Sector(s)	40H or 41H	-	Y	Y	Y	Y	Y
1	Recalibrate	1XH	-	-	-	-	D	-
1	Seek	7XH	-	-	Y	Y	Y	Y
1	Set Features	EFH	Y	-	-	-	D	-
1	Set Multiple Mode	C6H	-	Y	-	-	D	-
1	Set Sleep Mode	E6H or 99H	-	-	-	-	D	-
1	Stand By	E2H or 96H	-	-	-	-	D	-
1	Stand By Immediate	E0H or 94H	-	-	-	-	D	-
2	Write Buffer	E8H	-	-	-	-	D	-
2	Write Long Sector	32H or 33H	-	-	Y	Y	Y	Y
3	Write Multiple	C5H	-	Y	Y	Y	Y	Y
2	Write Sector(s)	30H or 31H	-	Y	Y	Y	Y	Y
3	Write Verify	3CH	-	Y	Y	Y	Y	Y

T3-2.0 519

1. FR - Features register
2. SC - Sector Count register
3. SN - Sector Number register
4. CY - Cylinder registers
5. DH - Drive/Head register
6. LBA - Logical Block Address mode Supported (see command descriptions for use)
7. Y - The register contains a valid parameter for this command.
8. For the Drive/Head register:

Y means both the ADM and Head parameters are used;
D means only the ADM parameter is valid and not the Head parameter.



Delkin Devices

ATA-Disk Module

DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

3.2.1.1 CHECK- POWER- MODE - 98H OR E5H

Bit >	7	6	5	4	3	2	1	0
Command (7)	98H or E5H							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (4)					X			
Sec Cnt (2)					X			
Feature (1)					X			

This command checks the power mode. Because the ADM can recover from sleep in 200 ns, Idle Mode is never enabled. ADM sets BSY, sets the Sector Count register to 00H, clears BSY and generates an interrupt.

3.2.1.2 EXECUTE -DRIVE -DIAGNOSTIC - 90H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	90H							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (4)					X			
Sec Cnt (2)					X			
Feature (1)					X			

This command performs the internal diagnostic tests implemented by the ADM. If the Drive bit is ignored and the diagnostic command is executed by both the Master and the Slave with the Master responding with status for both devices. The Diagnostic codes shown in Table 3-3 are returned in the Error register at the end of the command.

TABLE 3-3: DIAGNOSTIC CODES

Code	Error Type
01H	No Error Detected
02H	Formatter Device Error
03H	Sector Buffer Error
04H	ECC Circuitry Error
05H	Controlling Microprocessor Error
8XH	Slave Error

T3-3.0 519

3.2.1.3 FORMAT - TRACK - 50H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	50H							
C/D/H (6)	X	LBA	X	Drive	Head (LBA 27-24)			
Cyl High (5)					Cylinder High (LBA 23-16)			
Cyl Low (4)					Cylinder Low (LBA 15-8)			
Sec Num (4)					X (LBA 7-0)			
Sec Cnt (2)					Sector Count (LBA 7-0)			
Feature (1)					X			

This command writes the desired head and cylinder of the selected drive with a vendor unique data pattern (typically FFH or 00H). To remain host backward compatible, the ADM expects a sector buffer of data from the host to follow the command with the same protocol as the Write Sector(s) command although the information in the buffer is not used by the ADM. If LBA=1 then the number of sectors to format is taken from the Sec Cnt register (0=256). The use of this command is not recommended.



Delkin Devices

ATA-Disk Module

DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

3.2.1.4 IDENTIFY- DRIVE - ECH

Bit ->	7	6	5	4	3	2	1	0
Command (7)	ECH							
C/D/H (6)	X			Drive		X		
Cyl High (5)	X							
Cyl Low (4)	X							
Sec Num (4)	X							
Sec Cnt (2)	X							
Feature (1)	X							

The Identify Drive command enables the host to receive parameter information from the ADM. This command has the same protocol as the Read Sector(s) command. The parameter words in the buffer have the arrangement and meanings defined in Table 3-4. All reserved bits or words are zero. Table 3-4 is the definition for each field in the Identify Drive Information.

TABLE 3-4: IDENTIFY DRIVE INFORMATION

Word Address	Default Value	Total Bytes	Data Field Type Information
0	044AH	2	General configuration bit-significant information
1	XXXXH	2	Default number of cylinders
2	0000H	2	Reserved
3	00XXH	2	Default number of heads
4	0000H	2	Reserved
5	0000H	2	Reserved
6	XXXXH	2	Default number of sectors per track
7-8	XXXXH	4	Number of sectors per card (Word 7 = MSW, Word 8 = LSW)
9	XXXXH	2	Vendor Unique
10-19	aaaa1	20	Serial number in ASCII. Big Endian Byte Order in Word
20	0002H	2	Buffer type
21	XXXXH	2	Buffer size in 512 Byte increments
22	0004H	2	# of ECC bytes passed on Read/Write Long Commands
23-26	aaaa1	8	Firmware revision in ASCII. Big Endian Byte Order in Word
27-46	aaaa1	40	Model number in ASCII. Big Endian Byte Order in Word
47	000XH	2	Maximum number of sectors on Read/Write Multiple command
48	0000H	2	Reserved
49	0200H	2	Capabilities
50	0000H	2	Reserved
51	0X00H	2	PIO data transfer cycle timing mode
52	0000H	2	Reserved (DMA data transfer is not supported in ADM)
53	000XH	2	Translation parameters are valid
54	XXXXH	2	Current numbers of cylinders
55	XXXXH	2	Current numbers of heads
56	XXXXH	2	Current sectors per track
57, 58	XXXXH	4	Current capacity in sectors (LBAs) (Word 57 = LSW, Word 58 = MSW)
59	010XH	2	Multiple sector setting
60, 61	XXXXH	4	Total number of sectors addressable in LBA Mode
62, 63	0000H	4	Reserved (DMA Data Transfer is not supported in ADM)
64	00XXH	2	Advanced PIO Transfer Mode Supported
65, 66	0000H	4	Reserved
67	XXXXH	2	Minimum PIO transfer cycle time without flow control
68	XXXXH	2	Minimum PIO transfer cycle time with IORDY flow control
69-127	0000H	138	Reserved
128-159	0000H	64	Vendor unique bytes
160-255	0000H	192	Reserved

1. aaaa - any Delkin Devices specific number



Delkin Devices**ATA-Disk Module****DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640****3.2.1.4.1 GENERAL CONFIGURATION**

This field informs the host that this is a non-magnetic, hard sectored, removable storage device with a transfer rate greater than 10 MByte/sec and is not MFM encoded.

3.2.1.4.2 DEFAULT NUMBER OF CYLINDERS

This field contains the number of translated cylinders in the default translation mode. This value will be the same as the number of cylinders.

3.2.1.4.3 DEFAULT NUMBER OF HEADS

This field contains the number of translated heads in the default translation mode.

3.2.1.4.4 DEFAULT NUMBER OF SECTORS PER TRACK

This field contains the number of sectors per track in the default translation mode.

3.2.1.4.5 NUMBER OF SECTORS

This field contains the number of sectors per ADM. This double word value is also the first invalid address in LBA translation mode.

3.2.1.4.6 MEMORY SERIAL NUMBER

The contents of this field are right justified and padded with spaces (20H).

3.2.1.4.7 BUFFER TYPE

This field defines the buffer capability: 0002H: a dual ported multi-sector buffer capable of simultaneous data transfers to or from the host and the ADM.

3.2.1.4.8 BUFFER SIZE

This field defines the buffer capacity in 512 Byte increments. The ADM has a maximum of a 2-sector data buffer for host interface.

3.2.1.4.9 ECC COUNT

This field defines the number of ECC bytes used on each sector in the Read and Write Long commands.

3.2.1.4.10 FIRMWARE REVISION

This field contains the revision of the firmware for this product.

3.2.1.4.11 MODEL NUMBER

This field contains the model number for this product and is left justified and padded with spaces (20H).

3.2.1.4.12 READ/WRITE MULTIPLE SECTOR COUNT

This field contains the maximum number of sectors that can be read or written per interrupt using the Read Multiple or Write Multiple commands.

3.2.1.4.13 CAPABILITIES

Bit 13: Standby Timer Set to 0, forces sleep mode when host is inactive.

Bit 11: IORDY Support Set to 0, indicates that this device may support IORDY operation.

Bit 9: LBA support Set to 1, the ADMs support LBA mode addressing.

Bit 8: DMA Support This bit is set to 0. DMA mode is not supported.

3.2.1.4.14 PIO DATA TRANSFER CYCLE TIMING MODE

This field defines the mode for PIO data transfer. ADM supports up to PIO Mode-4.



Delkin Devices**ATA-Disk Module****DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640****3.2.1.4.15 TRANSLATION PARAMETERS VALID**

If bit 0 is 1, it indicates that words 54 to 58 are valid and reflect the current number of cylinders, heads and sectors. If bit 1 is 1, it indicates that words 64 to 70 are valid to support PIO Mode-3 and 4.

3.2.1.4.16 CURRENT NUMBER OF CYLINDERS, HEADS, SECTORS/TRACK

These fields contains the current number of user addressable Cylinders, Heads, and Sectors/Track in the current translation mode.

3.2.1.4.17 CURRENT CAPACITY

This field contains the product of the current cylinders times heads times sectors.

3.2.1.4.18 MULTIPLE SECTOR SETTING

This field contains a validity flag in the Odd Byte and the current number of sectors that can be transferred per interrupt for R/W Multiple in the Even Byte. The Odd Byte is always 01H which indicates that the Even Byte is always valid.

The Even Byte value depends on the value set by the Set Multiple command. The Even Byte of this word by default contains a 00H which indicates that R/W Multiple commands are not valid.

3.2.1.4.19 TOTAL SECTORS ADDRESSABLE IN LBA MODE

This field contains the number of sectors addressable for the ADM in LBA mode only.

3.2.1.4.20 ADVANCED PIO DATA TRANSFER MODE

ADM supports up to PIO Mode-4.

3.2.1.4.21 MINIMUM PIO TRANSFER CYCLE TIME WITHOUT FLOW CONTROL

The ADM's minimum cycle time is 120 ns.

3.2.1.4.22 MINIMUM PIO TRANSFER CYCLE TIME WITH IORDY

The ADM's minimum cycle time is 120 ns, e.g., PIO Mode-4.



Delkin Devices

ATA-Disk Module

DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

3.2.1.5 IDLE - 97H OR E3H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	97H or E3H							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)	Timer Count (5 msec increments)							
Feature (1)	X							

This command causes the ADM to set BSY, enter the Idle Mode, clear BSY and generate an interrupt. If the sector count is non-zero, it is interpreted as a timer count with each count being 5 milliseconds and the automatic power down mode is enabled. If the sector count is zero, the automatic power down mode is also enabled, the timer count is set to 3, with each count being 5 ms. Note that this time base (5 msec) is different from the ATA specification.

3.2.1.6 IDLE- IMMEDIATE - 95H OR E1H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	95H or E1H							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)	X							

This command causes the ADM to set BSY, enter the Idle Mode, clear BSY and generate an interrupt.

3.2.1.7 INITIALIZE- DRIVE - PARAMETERS - 91H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	95H or E1H							
C/D/H (6) X 0 X	X	0	X	Drive	Max Head (no. of heads-1)			
Cyl High (5) X					X			
Cyl Low (4) X					X			
Sec Num (3) X					X			
Sec Cnt (2)	Number of Sectors							
Feature (1) X	X							

This command enables the host to set the number of sectors per track and the number of heads per cylinder. Only the Sector Count and the Drive/Head registers are used by this command.

3.2.1.8 READ- BUFFER - E4H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E4H							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)	X							

The Read Buffer command enables the host to read the current contents of the ADM's sector buffer. This command has the same protocol as the Read Sector(s) command



Delkin Devices
DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640
ATA-Disk Module
3.2.1.9 READ - MULTIPLE - C4H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	C4H							
C/D/H (6)	X	LBA	X	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

The Read Multiple command is similar to the Read Sector(s) command. Interrupts are not generated on every sector, but on the transfer of a block which contains the number of sectors defined by a Set Multiple command.

Command execution is identical to the Read Sectors operation except that the number of sectors defined by a Set Multiple command are transferred without intervening interrupts. DRQ qualification of the transfer is required only at the start of the data block, not on each sector.

The block count of sectors to be transferred without intervening interrupts is programmed by the Set Multiple Mode command, which must be executed prior to the Read Multiple command. When the Read Multiple command is issued, the Sector Count register contains the number of sectors (not the number of blocks or the block count) requested. If the number of requested sectors is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer is for n sectors, where

$n = \text{remainder}(\text{sector count}/\text{block count})$.

If the Read Multiple command is attempted before the Set Multiple Mode command has been executed or when Read Multiple commands are disabled, the Read Multiple operation is rejected with an Aborted Command error. Disk errors encountered during Read Multiple commands are posted at the beginning of the block or partial block transfer, but DRQ is still set and the data transfer will take place as it normally would, including transfer of corrupted data, if any.

Interrupts are generated when DRQ is set at the beginning of each block or partial block. The error reporting is the same as that on a Read Sector(s) Command. This command reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The transfer begins at the sector specified in the Sector Number register.

At command completion, the Command Block registers contain the cylinder, head and sector number of the last sector read.

If an error occurs, the read terminates at the sector where the error occurred. The Command Block registers contain the cylinder, head and sector number of the sector where the error occurred. The flawed data is pending in the sector buffer.

Subsequent blocks or partial blocks are transferred only if the error was a correctable data error. All other errors cause the command to stop after transfer of the block which contained the error.

3.2.1.10 READ -LONG- SECTOR - 22H OR 23H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	22H or 23H							
C/D/H (6)	X	LBA	X	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	X							
Feature (1)	X							



Delkin Devices**ATA-Disk Module****DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640**

The Read Long command performs similarly to the Read Sector(s) command except that it returns 516 Bytes of data instead of 512 Bytes. During a Read Long command, the ADM does not check the ECC bytes to determine if there has been a data error. Only single sector read long operations are supported. The transfer consists of 512 Bytes of data transferred in Word-Mode followed by 4 Bytes of ECC data transferred in Byte-Mode. This command has the same protocol as the Read Sector(s) command. Use of this command is not recommended.

3.2.1.11 READ SECTORS - 20H OR 21H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	20H or 21H							
C/D/H (6) X X	X	LBA	X	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

This command reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The transfer begins at the sector specified in the Sector Number register. When this command is issued and after each sector of data (except the last one) has been read by the host, the ADM sets BSY, puts the sector of data in the buffer, sets DRQ, clears BSY, and generates an interrupt. The host then reads the 512 Bytes of data from the buffer.

At command completion, the Command Block registers contain the cylinder, head and sector number of the last sector read. If an error occurs, the read terminates at the sector where the error occurred. The Command Block registers contain the cylinder, head, and sector number of the sector where the error occurred. The flawed data is pending in the sector buffer.

3.2.1.12 READ VERIFY SECTOR(S) - 40H OR 41H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	40H or 41H							
C/D/H (6)	X	LBA	X	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

This command is identical to the Read Sectors command, except that DRQ is never set and no data is transferred to the host. When the command is accepted, the ADM sets BSY.

When the requested sectors have been verified, the ADM clears BSY and generates an interrupt. Upon command completion, the Command Block registers contain the cylinder, head, and sector number of the last sector verified.

If an error occurs, the verify terminates at the sector where the error occurs. The Command Block registers contain the cylinder, head and sector number of the sector where the error occurred. The Sector Count register contains the number of sectors not yet verified.



Delkin Devices

ATA-Disk Module

DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

3.2.1.13 RECALIBRATE - 1XH

Bit ->	7	6	5	4	3	2	1	0
Command (7)	1XH							
C/D/H (6)	X	LBA	X	Drive	X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

This command is effectively a NOP command to the ADM and is provided for compatibility purposes.

3.2.1.14 SEEK - 7XH

Bit ->	7	6	5	4	3	2	1	0
Command (7)	7XH							
C/D/H (6)	X	LBA	X	Drive	Head (LBA 27-24)			
Cyl High (5)					Cylinder High (LBA 23-16)			
Cyl Low (4)					Cylinder Low (LBA 15-8)			
Sec Num (3)					X (LBA 7-0)			
Sec Cnt (2)					X			
Feature (1)					X			

This command is effectively a NOP command to the ADM although it does perform a range check of cylinder and head or LBA address and returns an error if the address is out of range.

3.2.1.15 SET- FEATURES - EFH

Bit ->	7	6	5	4	3	2	1	0
Command (7)	EFH							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					Config			
Feature (1)					Feature			

This command is used by the host to establish or select certain features. Table 3-5 defines all features that are supported.

TABLE 3-5: Features Supported

Feature	Operation
01H	Enable 8-bit data transfers.
03H	Set transfer mode based on value in Sector Count register. Table 3-6 defines the values.
55H	Disable Read Look Ahead.
66H	Disable Power on Reset (POR) establishment of defaults at software Reset.
69H	NOP - Accepted for backward compatibility.
81H	Disable 8-bit data transfer.
96H	NOP - Accepted for backward compatibility.
97H	NOP - Accepted for backward compatibility.
9AH	NOP - accepted for compatibility.
BBH	4 Bytes of data apply on Read/Write Long commands.
CCH	Enable Power on Reset (POR) establishment of defaults at software Reset.

T3-5.1 519

Features 01H and 81H are used to enable and clear 8-bit data transfer mode. If the 01H feature command is issued all data transfers will occur on the low order D7-D0 data bus and the IOCS16# signal will not be asserted for data register accesses.



Delkin Devices

ATA-Disk Module

DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

Features 55H and BBH are the default features for the ADM; thus, the host does not have to issue this command with these features unless it is necessary for compatibility reasons. Features 66H and CCH can be used to enable and disable whether the Power On Reset (POR) Defaults will be set when a software Reset occurs.

TABLE 3-6: TRANSFER MODE VALUES

Mode	Bits [7:3]	Bits [2:0]
PIO default mode	00000b	000b
PIO default mode, disable IORDY	00000b	001b
PIO flow control transfer mode	00001b	Mode ¹
Reserved	Other	N/A

1. Mode = transfer mode number, all other values are not valid

3.2.1.16 SET –MULTIPLE- MODE - C6H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	C6H							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					Sector Count			
Feature (1)					X			

This command enables the ADM to perform Read and Write Multiple operations and establishes the block count for these commands. The Sector Count register is loaded with the number of sectors per block. Upon receipt of the command, the ADM sets BSY to 1 and checks the Sector Count register. If the Sector Count register contains a valid value and the block count is supported, the value is loaded for all subsequent Read Multiple and Write Multiple commands and execution of those commands is enabled. If a block count is not supported, an Aborted Command error is posted, and Read Multiple and Write Multiple commands are disabled. If the Sector Count register contains 0 when the command is issued, Read and Write Multiple commands are disabled. At power on, or after a hardware or (unless disabled by a Set Feature command) software reset, the default mode is Read and Write Multiple disabled.

3.2.1.17 SET –SLEEP- MODE - 99H OR E6H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	99H or E6H							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

This command causes the ADM to set BSY, enter the Sleep mode, clear BSY and generate an interrupt. Recovery from sleep mode is accomplished by simply issuing another command (a reset is permitted but not required). Sleep mode is also entered when internal timers expire so the host does not need to issue this command except when it wishes to enter Sleep mode immediately. The default value for the timer is 15 milliseconds.



Delkin Devices**ATA-Disk Module****DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640****3.2.1.18 STANDBY - 96H OR E2H**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	96H or E2H							
C/D/H (6)	X			Drive	X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

This command causes the ADM to set BSY, enter the Sleep mode (which corresponds to the ATA "Standby" Mode), clear BSY and return the interrupt immediately. Recovery from sleep mode is accomplished by simply issuing another command (a reset is not required).

3.2.1.19 STANDBY -IMMEDIATE - 94H OR E0H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	94H or E0H							
C/D/H (6)	X			Drive	X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

This command causes the ADM to set BSY, enter the Sleep mode (which corresponds to the ATA "Standby" Mode), clear BSY and return the interrupt immediately. Recovery from sleep mode is accomplished by simply issuing another command (a reset is not required).

3.2.1.20 WRITE BUFFER - E8H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E8H							
C/D/H (6)	X			Drive	X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

The Write Buffer command enables the host to overwrite contents of the ADM's sector buffer with any data pattern desired. This command has the same protocol as the Write Sector(s) command and transfers 512 Bytes.

3.2.1.21 WRITE LONG - SECTOR - 32H OR 33H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	32H or 33H							
C/D/H (6)	X	LBA	X	Drive	Head (LBA 27-24)			
Cyl High (5)					Cylinder High (LBA 23-16)			
Cyl Low (4)					Cylinder Low (LBA 15-8)			
Sec Num (3)					Sector Number (LBA 7-0)			
Sec Cnt (2)					X			
Feature (1)					X			

This command is similar to the Write Sector(s) command except that it writes 516 Bytes instead of 512 Bytes. Only single sector Write Long operations are supported. The transfer consists of 512 Bytes of data transferred in Word-Mode followed by 4 Bytes of ECC transferred in Byte-Mode. Because of the unique nature of the solid-state ADM, the 4 Bytes of ECC transferred by the host may be used by the ADM. The ADM may discard these 4 Bytes and write the sector with valid ECC data. This command has the same protocol as the Write Sector(s) command. Use of this command is not recommended.



Delkin Devices

ATA-Disk Module

DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

3.2.1.22 WRITE MULTIPLE COMMAND - C5H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	C5H							
C/D/H (6)	X	LBA	X	Drive	Head			
Cyl High (5)	Cylinder High (LBA23-16)							
Cyl Low (4)	Cylinder Low (LBA15-8)							
Sec Num (3)	Sector Number (LBA7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

Note: The current revision of the ADM can support up to a block count of 1 as indicated in the Identify Drive Command information.

This command is similar to the Write Sectors command. The ADM sets BSY within 400 ns of accepting the command. Interrupts are not presented on each sector but on the transfer of a block which contains the number of sectors defined by Set Multiple. Command execution is identical to the Write Sectors operation except that the number of sectors defined by the Set Multiple command is transferred without intervening interrupts.

DRQ qualification of the transfer is required only at the start of the data block, not on each sector. The block count of sectors to be transferred without intervening interrupts is programmed by the Set Multiple Mode command, which must be executed prior to the Write Multiple command.

When the Write Multiple command is issued, the Sector Count register contains the number of sectors (not the number of blocks or the block count) requested. If the number of requested sectors is not evenly divisible by the sector/block, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer is for n sectors, where:
 $n = \text{remainder (sector count/block count)}$

If the Write Multiple command is attempted before the Set Multiple Mode command has been executed or when Write Multiple commands are disabled, the Write Multiple operation will be rejected with an aborted command error.

Errors encountered during Write Multiple commands are posted after the attempted writes of the block or partial block transferred. The Write command ends with the sector in error, even if it is in the middle of a block. Subsequent blocks are not transferred in the event of an error. Interrupts are generated when DRQ is set at the beginning of each block or partial block.

The Command Block registers contain the cylinder, head and sector number of the sector where the error occurred and the Sector Count register contains the residual number of sectors that need to be transferred for successful completion of the command e.g. each block has 4 sectors, a request for 8 sectors is issued and an error occurs on the third sector. The Sector Count register contains 6 and the address is that of the third sector.

3.2.1.23 WRITE -SECTOR(S) - 30H OR 31H

Bit ->	7	6	5	4	3	2	1	0
Command (7)	30H or 31H							
C/D/H (6)	X	LBA	X	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA23-16)							
Cyl Low (4)	Cylinder Low (LBA15-8)							
Sec Num (3)	Sector Number (LBA7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

This command writes from 1 to 256 sectors as specified in the Sector Count register. A sector count of zero requests 256 sectors. The transfer begins at the sector specified in the Sector Number register.



Delkin Devices

ATA-Disk Module

DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

When this command is accepted, the ADM sets BSY, then sets DRQ and clears BSY, then waits for the host to fill the sector buffer with the data to be written. No interrupt is generated to start the first host transfer operation. No data should be transferred by the host until BSY has been cleared by the host. For multiple sectors, after the first sector of data is in the buffer, BSY will be set and DRQ will be cleared. After the next buffer is ready for data, BSY is cleared, DRQ is set and an interrupt is generated. When the final sector of data is transferred, BSY is set and DRQ is cleared. It will remain in this state until the command is completed at which time BSY is cleared and an interrupt is generated. If an error occurs during a write of more than one sector, writing terminates at the sector where the error occurs. The Command Block registers contain the cylinder, head and sector number of the sector where the error occurred. The host may then read the command block to determine what error has occurred, and on which sector.

3.2.1.24 WRITE- VERIFY - 3CH

Bit ->	7	6	5	4	3	2	1	0
Command (7)	3CH							
C/D/H (6)	X	LBA	X	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA23-16)							
Cyl Low (4)	Cylinder Low (LBA15-89)							
Sec Num (3)	Sector Number (LBA7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

This command is similar to the Write Sector(s) command, except each sector is verified immediately after being written. This command has the same protocol as the Write Sector(s) command.

3.2.2 ERROR POS TING

The following table summarizes the valid status and error value for all the ADM Command set.

Table 3-7: Error and Status Register

Command	Error Register					Status Register				
	BBK	UNC	IDNF	ABRT	AMNF	RDY	DWF	DSC	CORR	ERR
Check-Power-Mode				V		V	V	V		V
Execute-Drive-Diagnostic ¹						V		V		V
Format-Track			V	V	V	V	V	V		V
Identify-Drive				V		V	V	V		V
Idle				V		V	V	V		V
Idle-Immediate				V		V	V	V		V
Initialize-Drive-Parameters						V		V		V
Read-Buffer				V		V	V	V		V
Read-Multiple	V	V	V	V	V	V	V	V	V	V
Read-Long-Sector	V		V	V	V	V	V	V		V
Read-Sector(s)	V	V	V	V	V	V	V	V	V	V
Read-Verify-Sector(s)	V	V	V	V	V	V	V	V	V	V
Recalibrate				V		V	V	V		V
Seek			V	V		V	V	V		V
Set-Features				V		V	V	V		V
Set-Multiple-Mode				V		V	V	V		V
Set-Sleep-Mode				V		V	V	V		V
Standby				V		V	V	V		V
Standby-Immediate				V		V	V	V		V
Write-Buffer				V		V	V	V		V
Write-Long-Sector	V		V	V	V	V	V	V		V
Write-Multiple	V		V	V	V	V	V	V		V
Write-Sector(s)	V		V	V	V	V	V	V		V
Write-Verify	V		V	V	V	V	V	V		V
Invalid-Command-Code				V		V	V	V		V

¹ See Table 3-3

Note: V = valid on this command



4.0 APPENDIX

4.1 Differences between ATA-Disk Module and ATA/ATAPI-5 Specifications

This section details differences between ADM vs. ATA.

4.1.1 Electrical Differences

4.1.1.1 TTL COMPATIBILITY

ADM is not TTL compatible, it is a purely CMOS interface. Refer to Section 2.3.2 of this specification.

4.1.1.2 PULL UP RESISTOR INPUT LEAKAGE CURRENT

The minimum pull up resistor input leakage current is 50K ohms rather than the 10K ohms stated in the ATA specification.

4.1.2 Functional Differences

4.1.2.1 IDLE TIMER

The Idle timer uses an incremental value of 5 ms, rather than the 5 sec minimum increment value specified in ATA specifications.

4.1.2.2 RECOVERY FROM SLEEP MODE

For ADM devices, recovery from sleep mode is accomplished by simply issuing another command to the device. A hardware or software reset is not required.

5.0 Electrical Specification

The following sections define all DC operating characteristics for the ATA-Disk Chip product family.

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute Maximum Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
D.C. Voltage on any Pin to Ground Potential	-0.5V to V _{cc} +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	-1.0V to V _{cc} +1.0V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Output Short Circuit Current ¹	50 mA

1. Outputs shorted for no more than one second. No more than one output shorted at a time.

OPERATING RANGE: DD58AMxxx

Range	Ambient Temp	V _{cc}
Commercial	0°C to +70°C	4.5-5.5V

AC CONDITIONS OF TEST

Input Rise/Fall Time 10 ns
 Output Load C_L = 100 pF
 See Figures 5-3

Note: All AC specifications are guaranteed by design.

TABLE 5-1: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Maximum	Units
TPU-READY ₁	Power-up to Ready Operation	500	ms
TPU-WRITE ₁	Power-up to Write Operation	500	ms

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



Delkin Devices

ATA-Disk Module

DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

Table 5-2 ABSOLUTE MAXIMUM CONDITIONS

Parameter	Symbol	Conditions
Input Power	V _{CC}	-0.3V min. to 6.5V max.
Voltage on any pin except V _{CC} with respect to GND	V	-0.5V min. to V _{CC} + 0.5V max.

Table 5-3 INPUT POWER of DD58Axxxx

Symbol	Parameter	Min	Max	Units	Conditions
I _{CC}	Active current	-	100	mA	V _{CC} =V _{CCmax}
I _{stb}	Standby/sleep/idle current	-	300	uA	V _{CC} =V _{CCmax}

ADM products shall operate correctly in both voltage ranges as shown in the tables above. To comply with this specification, current requirements must not exceed the maximum limit.

5.1 Input Leakage Current

In the table below, x refers to the characteristics described in section 2.1. For example, I1U indicates a pull up resistor with a type 1 input characteristic.

Table 5-4 Input Leakage Current of DD58Axxxx

Type	Parameter	Symbol	Conditions	Min	Max	Units
I _{xZ}	Input Leakage Current	IL	V _{IH} = V _{CC} / V _{IL} = Gnd	-10	10	μA
I1U, I2U, I3U	Pull Up Resistor	RPU1	V _{CC} = V _{CCmin}	50k	1500k	Ohm
I1D	Pull Down Resistor	RPD1	V _{CC} = V _{CCmax}	50k	1500k	Ohm

5.2 Input Characteristics

Table 5-5 Input Characteristics of DD58Axxxx

Type	Parameter	Symbol	Min	Max	Units
I1	Input Voltage CMOS	V _{IH} V _{IL}	2.7	0.8	Volts
I2	Input Voltage CMOS Schmitt Trigger	V _{IH} V _{IL}	2.3	0.8	Volts
I3	Input Voltage CMOS Schmitt Trigger	V _{IH} V _{IL}	2.3	0.8	Volts

5.3 Output Characteristics

All output signal types are CMOS level.

Table 5-6 Output Voltage Characteristics of DD58Axxxx

Type ₁	Parameter	Symbol	Min	Max	Units	Conditions
O1	Output Voltage	V _{OH} V _{OL}	V _{CC} -0.8	GND+0.4	Volts	I _{OH} = - 4 mA, V _{CC} = V _{CCMin} I _{OL} = 4 mA, V _{CC} = V _{CCMin}
O2	Output Voltage	V _{OH} V _{OL}	V _{CC} -0.8	GND+0.4	Volts	I _{OH} = - 8 mA, V _{CC} = V _{CCMin} I _{OL} = 8 mA, V _{CC} = V _{CCMin}



Delkin Devices
DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

ATA-Disk Module


5.4 I/O Input (Read) Timing Specification

TABLE 5-7 I/O READ TIMING

Item	Symbol	IEEE Symbol	Min	Max
Data Setup before IORD#	tsu(IORD)	tDVIRH	20	-
Data Hold following IORD#	th(IORD)	tIGHQX	5	-
IORD# Width Time	tw(IORD)	tIGLIGH	70	-
Address Setup before IORD#	tsuA(IORD)	tAVIGL	25	-
Address Hold following IORD#	thA(IORD)	tIGHAX	10	-
IOCS16# Delay Falling from Address	tdfIOCS16(ADR)	tAVISL	-	-
IOCS16# Delay Rising from Address	tdrIOCS16(ADR)	tAVISH	-	-

T2-5.4 519

Note: All times are in nanoseconds. The maximum load on IOCS16# is 1 LSTTL with 50pF total load.
 All AC specifications are guaranteed by design.



1. Valid Address consists of signals CS1FX#, CS3FX#, and A₂-A₀.

FIGURE 5-1: I/O READ TIMING DIAGRAM




5.5 I/O Output (Write) Timing Specification

TABLE 5-8 I/O WRITE TIMING

Item	Symbol	IEEE Symbol	Min	Max
Data Setup before IOWR#	tsu(IOWR)	tDVIWH	20	-
Data Hold following IOWR #	th(IOWR)	tIWHDX	10	-
IOWR # Width Time	tw(IOWR)	tIWLWH	70	-
Address Setup before IOWR #	tsuA(IOWR)	tAVIWL	25	-
Address Hold following IOWR #	thA(IOWR)	tIWHAX	10	-
IOCS16# Delay Falling from Address	tdfIOCS16(ADR)	tAVISL	-	20
IOCS16# Delay Rising from Address	tdrIOCS16(ADR)	tAVISH	-	20

T2-6.4 519

Note: All times are in nanoseconds. The maximum load on IOCS16 is 1 LSTTL with 50pF total load. All AC specifications are guaranteed by design.



5191LL2-8.4

1. Valid Address consists of signals CS1FX#, CS0FX#, and A₂-A₀.

FIGURE 5-2: I/O WRITE TIMING DIAGRAM



AC test inputs are driven at V_{IHT} (2.4V) for a logic “1” and V_{IILT} (0.4V) for a logic “0” Measurement reference points for inputs and outputs are V_{HHT} (2.0V) and V_{HLT} (0.8V). Input rise and fall times (10% ↔ 90%) are <10ns.

Note: V_{HHT} – V_{HIGH} Test
V_{HLT} – V_{LOW} Test
V_{IHT} – V_{INPUT HIGH} Test
V_{IILT} – V_{INPUT LOW} Test


FIGURE 5-3: AC INPUT/OUTPUT REFERENCE WAVEFORMS



Delkin Devices
DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640


ATA-Disk Module

6.0 PHYSICAL DIMENSIONS



Preliminary Drawing

40-PIN FEMALE RIGHT ANGLE CONNECTOR
Delkin Devices PACKAGE CODE: FRI




40-PIN FEMALE STRAIGHT CONNECTOR
Delkin Devices PACKAGE CODE: FSI



Delkin Devices

DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

ATA-Disk Module



44-PIN FEMALE RIGHT ANGLE CONNECTOR
Delkin Devices PACKAGE CODE: FRJ

Delkin Devices ATA-Disk Module

DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

Drawing Not available
DD58AXXX.PDF · 12/11/03 45

44-PIN FEMALE STRAIGHT CONNECTOR
Delkin Devices PACKAGE CODE: FSJ




Delkin Devices

DD58Ax032 / 064 / 096 / 128 / 192 / 256 / 384 / 512 / 640

ATA-Disk Module

7.0 PRODUCT ORDERING INFORMATION

DD 58 AM 640 - 70 - C - FR I
XX XX XXX - XXX - X - XX X



Package Modifier

I = 40-pin connector
J = 44-pin connector

Package Type

FR = Female Right Angle
FS = Female Straight

Operation Temperature

C = Commercial: 0°C to +70°C

Data Transfer Speed

70 = 70 ns, supports up to PIO Mode 4

Device Density

640 = 640 MByte
512 = 512 MByte
384 = 384 MByte
256 = 256 MByte
192 = 192 MByte
128 = 128 MByte
096 = 96 MByte
064 = 64 MByte
032 = 32 MByte

Function

M = Standard Height Module
L = Low Height Module (only up to 512Mb)

Module Voltage

A = Auto Switching
(3.3 V or 5 V)

Module Family

MR = Male Right Angle
MS = Male Straight

